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Recently, GaN-based high-electron-mobility-transistor (HEMT) has demonstrated its promise in high 
frequency [1], high power [2] and low noise [3] electronic devices. The lattice matched InAlN/GaN HEMT structure 
provides a higher 2D electron density than AlGaN/GaN due to a larger bandgap offset and minimized short-channel-
effects due to its thinner barrier. However, because of its several-nm thin barrier, those devices usually suffer from 
high gate leakage and interface trap issues, the device off-state performance is degraded and thereby the off-state 
breakdown voltage is decreased. Therefore, finding a good method to reduce the gate leakage and interface trap 
density is of great importance to improve the device off-state performance. In this study, we use atomic layer 
epitaxial MgCaO as gate dielectric to fabricate sub-100nm InAlN/GaN MOSHEMTs with significantly improved 
maximum drain current, current on/off ratio and low subthreshold swing.  
 
Fig. 1 shows the device structures of the InAlN/GaN HEMT and MOSHEMT, respectively. Device fabrication 
was started with mesa isolation by Cl2/BCl3 etching. Ohmic contacts were formed by depositing Ti/Al/Au (15/60/50 
nm) followed by 775ć rapid thermal annealing in N2 with optimized Rc of 0.3 Ω·mm. Two splits of experiments are 
performed. 1) Device set A was treated by O2/Ar plasma with gas flow of 12/120 sccm at the power of 100 W for 5 
minutes. These devices are used as reference ones that shows the importance of surface passivation [4]. 2) Device 
set B was first deposited by 4nm of atomic-layer epitaxial (ALE) MgCaO, followed by 2nm Al2O3 as a capping 
layer. Single crystalline MgCaO offers the right band offset and the best interface on AlInN/GaN system.[5] This is 
the central point of this work. Finally, the gate was formed by Ni deposition followed with a lift-off process. The 
devices that have Lg=85 nm and Lsd=1 μm are used as the representative ones in this abstract. All the lithography 
processes were carried out using a Vistec VB6 electron beam lithography system.  
 
Fig 2 (a) and (b) show the DC output characteristics (Id-Vd) of the O2 plasma treated InAlN/GaN HEMT and 
the InAlN/GaN MOSHEMT with ALE MgCaO as gate dielectric. Thanks to the 6 nm thick gate oxide, a high gate 
bias of 4 V is applied and the Ids,max has reached 2.3 A/mm with an on-resistance (Ron) of 1.2 Ω·mm. The Ids,max is 
significantly improved, compared to 1.7 A/mm for HEMT, due to the capability of further positive bias the gate 
voltage and dielectric passivation of source and drain regions of the InAlN surface. Despite the thicker gate to 
channel spacing (14 nm) compared to HEMT, MOSHEMT still exhibits a high transconductance of 465 mS/mm at 
Vds=5 V (shown in Fig.3 (a)). Fig. 3 (b) depicts the log-scale Id-Vg curves of the MOSHEMT and HEMT; 
respectively. The MOSHEMT demonstrates one of the highest on/off ratio of 1012. The higher on/off ratio of the 
MOSHEMT (compared to HEMT of 108) is from the much lower gate leakage current exhibited by the MOSHEMT. 
Thanks to the stable process, more than 80% of those devices on the same chip show an on/off ratio of 1010~1012 
with Lg from 250 to 80 nm. Fig. 3 (c) describes the zoom-in image of the Id-Vg of the MOSHEMT in the 
subthreshold region. The SS of the Vds=0.05 V, Vds=2.5 V, Vds=5 V are quite similar with small value of 64 mV/dec. 
This low SS indicates the good interface between the ALE MgCaO and InAlN barrier. It suggests that the lattice 
matched epitaxial MgCaO on the InAlN barrier is the main reason for these good on-state and off-state device 
performances. 
   
In conclusion, high performance sub-100 nm gate length InAlN/GaN MOSHEMTs are demonstrated using 
lattice matched ALE MgCaO as gate dielectric. The representative MOSHEMT has an Ids,max of 2.3 A/mm, Ron of 
1.2 Ω·mm, SS of 64 mV/dec, and a high on/off ratio of 1012. ALD MgCaO shows the promise for GaN MOS 
technology. The work at Harvard University and Purdue University is supported by ONR and AFOSR, respectively. 
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Sample Solvent Clean:
   Aceton, Methanol, and IPA each 5 mins
Mesa Isolation Etch:
   BCl3/Cl2 dry etching with depth ~70 nm
Ohmic Contact Formation:
   Ti/Al/Au (15/60/50 nm) deposition
   RTA annealing @775 ć for 30 s in N2 
Two splits: 
   1) O2/Ar Plasma pretreatment
   2) MgCaO/Al2O3 (4/2 nm) deposition
Gate Formation by Ni (30 nm) deposition
Fig. 2 (a) Output characteristics of an O2/Ar pretreated GaN HEMT with an Idsmax=1.7 A/mm, on-resistance Ron=1.4 :·mm, 
VT=-1.75 V, and gmmax=600 mS/mm at Vds=4 V. (b) Output characteristics of a GaN MOSHEMT with ALE MgCaO as gate 
dielectric. This device demonstrates an Idsmax of 2.3 A/mm and Ron= 1.2 :·mm. 
Fig 3. (a) Id-Vg transfer characteristics of MOSHEMT for Vds=5 V, Vds=2.5 V, and Vds=0.05 V; respectively. A high 
transconductance of 465 mS/mm is obtained with VT=-3.51 V at Vds=5 V. (b) Log-scale view of the Id-Vg for both HEMT and 
MOSHEMT. A high on/off ratio >1012 and 108 are obtained for MOSHEMT and HEMT, respectively. Fig. 3(c) as the inset in 
Fig.3 (b) shows the zoom-in view of Id-Vg (for MOSHEMT) in the subthreshold region. Similar SS of 64 mV/dec is observed 
for Vds=5 V, Vds=2.5 V, and Vds=0.05 V with a small DIBL=60 mV/V determined from Vds=0.05V (red) and Vds=2.5V (blue) 
curves. 
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Fig. 1 Schematic of (a) GaN HEMT (left), (b) MOSHEMT (right), (c) the detailed two splits of devices fabrication steps, 
(d) overview of the fabricated device with source, drain and gate as shown, (e) zoo -in view of the device with Lg=85nm. 
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